

Universal High Brightness LED Driver

Features

- ▶ Switch mode controller for single switch LED drivers
- ▶ Enhanced drop-in replacement to the HV9910
- ▶ Open loop peak current controller
- ▶ Internal 8.0V to 450V linear regulator
- ▶ Constant frequency or constant off-time operation
- ▶ Linear and PWM dimming capability
- ▶ Requires few external components for operation

Applications


- ▶ DC/DC or AC/DC LED driver applications
- ▶ RGB backlighting LED driver
- ▶ Back lighting of flat panel displays
- ▶ General purpose constant current source
- ▶ Signage and decorative LED lighting
- ▶ Chargers

General Description

The HV9910B is an open loop current mode control LED driver IC. The HV9910B can be programmed to operate in either a constant frequency or constant off-time mode. It includes an 8 – 450V linear regulator which allows it to work from a wide range of input voltages without the need for an external low voltage supply. The HV9910B includes a PWM dimming input that can accept an external control signal with a duty ratio of 0 – 100% and a frequency of up to a few kilohertz. It also includes a 0 – 250mV linear dimming input which can be used for linear dimming of the LED current.

The HV9910B is ideally suited for buck LED drivers. Since the HV9910B operates in open loop current mode control, the controller achieves good output current regulation without the need for any loop compensation. PWM dimming response is limited only by the rate of rise and fall of the inductor current, enabling very fast rise and fall times. The HV9910B requires only three external components (apart from the power stage) to produce a controlled LED current making it an ideal solution for low cost LED drivers.

Typical Application Circuit



Ordering Information

Device	Package Options	
	8-Lead SO	16-Lead SO
HV9910B	HV9910BLG-G	HV9910BNG-G

-G indicates package is RoHS compliant ('Green')



Absolute Maximum Ratings

Parameter	Value
V_{IN} to GND	-0.5V to +470V
CS, LD, PWMD, GATE, RT	-0.3V to ($V_{DD} + 0.3V$)
V_{DD} to GND	12V
Junction Temperature Range	-40°C to +150°C
Storage Temperature Range	-65°C to +150°C
Thermal Impedance:	
8-Lead SO	128°C/W
16-Lead SO	82°C/W
Continuous Power Dissipation ($T_A = +25^\circ\text{C}$)	
8-Lead SO	830mW
16-Lead SO	1300mW

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics

(The * denotes specifications which apply over the full operating ambient temperature range of $-40^\circ\text{C} < T_A < 125^\circ\text{C}$. Otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{in} = 12V$, unless otherwise noted. All Typical Numbers are at $T_A = 25^\circ\text{C}$)

Symbol	Description	Min	Typ	Max	Units	Conditions
--------	-------------	-----	-----	-----	-------	------------

Input

V_{INDC}	Input DC supply voltage range ¹	*	8.0	-	450	V	DC input voltage
I_{INSD}	Shut-Down mode supply current	-	-	0.5	1	mA	Pin PWMD to GND

Internal Regulator

V_{DD}	Internally regulated voltage	-	7.25	7.5	7.75	V	$V_{IN} = 8V$, $I_{DD(ext)}^t = 0$, 500pF at GATE; $R_T = 226k\Omega$, PWMD = V_{DD}
$\Delta V_{DD, line}$	Line Regulation of V_{DD}	-	0	-	1	V	$V_{IN} = 8 - 450V$, $I_{DD(ext)} = 0$, 500pF at GATE; $R_T = 226k\Omega$, PWMD = V_{DD}

Pin Description


1	VIN	RT	8
2	CS	LD	7
3	GND	VDD	6
4	GATE	PWMD	5

8-Lead SO
(top view)

1	VIN	NC	16
2	NC	NC	15
3	NC	RT	14
4	CS	LD	13
5	GND	VDD	12
6	NC	NC	11
7	NC	NC	10
8	GATE	PWMD	9

16-Lead SO
(top view)


Product Marking



Y = Last Digit of Year Sealed
WW = Week Sealed
L = Lot Number
_____ = "Green" Packaging

8-Lead SO

Top Marking




Y = Last Digit of Year Sealed
WW = Week Sealed
L = Lot Number
C = Country of Origin*
A = Assembler ID*
_____ = "Green" Packaging

*May be part of top marking

16-Lead SO

Bottom Marking



Internal Regulator (cont.)

Symbol	Description		Min	Typ	Max	Units	Conditions
$\Delta V_{DD,load}$	Load Regulation of V_{DD}	-	0	-	100	mV	$I_{DD(ext)} = 0 - 1\text{mA}$, 500pF at GATE; $R_T = 226\text{k}\Omega$, PWMD = V_{DD}
UVLO	V_{DD} undervoltage lockout threshold	*	6.45	6.7	6.95	V	V_{IN} rising
$\Delta UVLO$	V_{DD} undervoltage lockout hysteresis	#	-	500	-	mV	V_{IN} falling
$I_{IN,MAX}$	Current that the regulator can supply before IC goes into UVLO	#	5	-	-	mA	$V_{IN} = 8\text{V}$

PWM Dimming

$V_{EN(lo)}$	Pin PWMD input low voltage	*	-	-	1.0	V	$V_{IN} = 8\text{V} - 450\text{V}$
$V_{EN(hi)}$	Pin PWMD input high voltage	*	2.4	-	-	V	$V_{IN} = 8\text{V} - 450\text{V}$
R_{EN}	Pin PWMD pull-down resistance at PWMD	-	50	100	150	k Ω	$V_{PWMD} = 5.0\text{V}$

Current Sense Comparator

$V_{CS,TH}$	Current sense pull-in threshold voltage	-	225	250	275	mV	$-40^\circ\text{C} < T_A < +85^\circ\text{C}$
			213	250	287		$T_A < +125^\circ\text{C}$
V_{OFFSET}	Offset voltage for LD comparator	*	-12	-	12	mV	---
T_{BLANK}	Current sense blanking interval	*	150	215	280	ns	---
t_{DELAY}	Delay to output	-	-	80	150	ns	$V_{LD} = V_{DD}$, $V_{CS} = V_{CS,TH} + 50\text{mV}$ after T_{BLANK}

Oscillator

f_{OSC}	Oscillator frequency	-	20	25	30	kHz	$R_T = 1.00\text{M}\Omega$
			80	100	120		$R_T = 226\text{k}\Omega$

GATE Driver

I_{SOURCE}	Gate sourcing current	-	0.165	-	-	A	$V_{GATE} = 0\text{V}$
I_{SINK}	Gate sinking current	-	0.165	-	-	A	$V_{GATE} = V_{DD}$
t_{RISE}	GATE output rise time	-	-	30	50	ns	$C_{GATE} = 500\text{pF}$
t_{FALL}	GATE output fall time	-	-	30	50	ns	$C_{GATE} = 500\text{pF}$

1. Also limited by package power dissipation limit, whichever is lower.

† V_{DD} load current external to the HV9910B


* Specifications that apply over the full temperature range are guaranteed by design and characterization

Guaranteed by design

Pin Description

Function	Description
VIN	This pin is the input of an 8V – 450V linear regulator.
VDD	This is the power supply pin for all internal circuits. It must be bypassed with a low ESR capacitor to GND ($\geq 0.1\mu\text{F}$).
GATE	This pin is the output gate driver for an external N-channel power MOSFET.
GND	Ground return for all internal circuitry. This pin must be electrically connected to the ground of the power train.
PWMD	This is the PWM dimming input of the IC. When this pin is pulled to GND, the gate driver is turned off. When the pin is pulled high, the gate driver operates normally.
CS	This pin is the current sense pin used to sense the FET current by means of an external sense resistor. When this pin exceeds the lower of either the internal 250mV or the voltage at the LD pin, the gate output goes low.
LD	This pin is the linear dimming input and sets the current sense threshold as long as the voltage at the pin is less than 250mV (typ).
RT	This pin sets the oscillator frequency. When a resistor is connected between RT and GND, the HV9910B operates in constant frequency mode. When the resistor is connected between RT and GATE, the IC operates in constant off-time mode.
NC	No connection

Block Diagram



Application Information

The HV9910B is optimized to drive buck LED drivers using open-loop peak current mode control. This method of control enables fairly accurate LED current control without the need for high side current sensing or the design of any closed loop controllers. The IC uses very few external components and enables both Linear and PWM dimming of the LED current.

A resistor connected to the RT pin programs the frequency of operation (or the off-time). The oscillator produces pulses at regular intervals. These pulses set the SR flip-flop in the HV9910B which causes the gate driver to turn on. The same pulses also start the blanking timer which inhibits the reset input of the SR flip flop and prevent false turn-offs due to the turn-on spike. When the FET turns on, the current through the inductor starts ramping up. This current flows through the external sense resistor R_{CS} and produces a ramp voltage at the CS pin. The comparators are constantly comparing the CS pin voltage to both the voltage at the LD pin and the internal 250mV. Once the blanking timer is complete, the output of these comparators is allowed to reset the flip flop. When the output of either one of the two comparators goes high, the flip flop is reset and the gate output goes low. The gate goes low until the SR flip flop is set by the oscillator. Assuming a 30% ripple in the inductor, the current sense resistor R_{CS} can be set using:

$$R_{CS} = \frac{0.25V \text{ (or } V_{LD})}{1.15 \cdot I_{LED} \text{ (A)}}$$

Constant frequency peak current mode control has an inherent disadvantage – at duty cycles greater than 0.5, the control scheme goes into subharmonic oscillations. To prevent this, an artificial slope is typically added to the current sense waveform. This slope compensation scheme will affect the accuracy of the LED current in the present form. However, a constant off-time peak current control scheme does not have this problem and can easily operate at duty cycles greater than 0.5 and also gives inherent input voltage rejection making the LED current almost insensitive to input voltage variations. But, it leads to variable frequency operation and the frequency range depends greatly on the input and output voltage variation. HV9910B makes it easy to switch between the two modes of operation by changing one connection (see oscillator section).

Input Voltage Regulator

The HV9910B can be powered directly from its VIN pin and can work from 8-450VDC at its VIN pin. When a voltage is applied at the VIN pin, the HV9910B maintains a constant

7.5V at the VDD pin. This voltage is used to power the IC and any external resistor dividers needed to control the IC. The VDD pin must be bypassed by a low ESR capacitor to provide a low impedance path for the high frequency current of the output gate driver.

The HV9910B can also be operated by supplying a voltage at the VDD pin greater than the internally regulated voltage. This will turn off the internal linear regulator of the IC and the HV9910B will operate directly off the voltage supplied at the VDD pin. Please note that this external voltage at the VDD pin should not exceed 12V.

Although the VIN pin of the HV9910B is rated up to 450V, the actual maximum voltage that can be applied is limited by the power dissipation in the IC. For example, if an 8-pin SOIC (junction to ambient thermal resistance $R_{\theta j-a} = 128^{\circ}\text{C/W}$) HV9910B draws about $I_{IN} = 2\text{mA}$ from the VIN pin, and has a maximum allowable temperature rise of the junction temperature limited to about $\Delta T = 100^{\circ}\text{C}$, the maximum voltage at the VIN pin would be:

$$\begin{aligned} V_{IN(MAX)} &= \frac{\Delta T}{R_{\theta j-a}} \cdot \frac{1}{I_{in}} \\ &= \frac{100^{\circ}\text{C}}{128^{\circ}\text{C/W}} \cdot \frac{1}{2\text{mA}} \\ &= 390\text{V}. \end{aligned}$$

In these cases, to operate the HV9910B from higher input voltages, a Zener diode can be added in series with the VIN pin to divert some of the power loss from the HV9910B to the Zener diode. In the above example, using a 100V zener diode will allow the circuit to easily work up to 450V.

The input current drawn from the VIN pin is a sum of the 1.0mA current drawn by the internal circuit and the current drawn by the gate driver (which in turn depends on the switching frequency and the gate charge of the external FET).

$$I_{IN} \approx 1.0\text{mA} + Q_G \cdot f_S$$

In the above equation, f_S is the switching frequency and Q_G is the gate charge of the external FET (which can be obtained from the datasheet of the FET).

Current Sense

The current sense input of the HV9910B goes to the non-inverting inputs of two comparators. The inverting terminal of one comparator is tied to an internal 250mV reference whereas the inverting terminal of the other comparator is connected to the LD pin. The outputs of both these comparators are fed into an OR gate and the output of the OR gate is fed into the reset pin of the flip-flop. Thus, the comparator which has the lowest voltage at the inverting terminal determines when the GATE output is turned off.

The outputs of the comparators also include a 150-280ns blanking time which prevents spurious turn-offs of the external FET due to the turn-on spike normally present in peak current mode control. In rare cases, this internal blanking might not be enough to filter out the turn-on spike. In these cases, an external RC filter needs to be added between the external sense resistor (R_{CS}) and the CS pin.

Please note that the comparators are fast (with a typical 80ns response time). Hence these comparators are more susceptible to be triggered by noise than the comparators of the HV9910. A proper layout minimizing external inductances will prevent false triggering of these comparators.

Oscillator

The oscillator in the HV9910B is controlled by a single resistor connected at the RT pin. The equation governing the oscillator time period t_{osc} is given by:

$$t_{osc} (\mu s) = \frac{R_T(k\Omega) + 22}{25}$$

If the resistor is connected between RT and GND, HV9910B operates in a constant frequency mode and the above equation determines the time-period. If the resistor is connected between RT and GATE, the HV9910B operates in a constant off-time mode and the above equation determines the off-time.

GATE Output

The gate output of the HV9910B is used to drive an external FET. It is recommended that the gate charge of the external FET be less than 25nC for switching frequencies ≤ 100 kHz and less than 15nC for switching frequencies > 100 kHz.

Linear Dimming

The Linear Dimming pin is used to control the LED current. There are two cases when it may be necessary to use the Linear Dimming pin.

- ▶ In some cases, it may not be possible to find the exact R_{CS} value required to obtain the LED current when the internal 250mV is used. In these cases, an external voltage divider from the VDD pin can be connected to the LD pin to obtain a voltage (less than 250mV) corresponding to the desired voltage across R_{CS} .

- ▶ Linear dimming may be desired to adjust the current level to reduce the intensity of the LEDs. In these cases, an external 0-250mV voltage can be connected to the LD pin to adjust the LED current during operation.

To use the internal 250mV, the LD pin can be connected to VDD.

Note: Although the LD pin can be pulled to GND, the output current will not go to zero. This is due to the presence of a minimum on-time (which is equal to the sum of the blanking time and the delay to output time) which is about 450ns. This will cause the FET to be on for a minimum of 450ns and thus the LED current when LD = GND will not be zero. This current is also dependent on the input voltage, inductance value, forward voltage of the LEDs and circuit parasitics. To get zero LED current, the PWMD pin has to be used.


PWM Dimming

PWM Dimming can be achieved by driving the PWMD pin with a low frequency square wave signal. When the PWM signal is zero, the gate driver is turned off and when the PWMD signal is high, the gate driver is enabled. Since the PWMD signal does not turn off the other parts of the IC, the response of the HV9910B to the PWMD signal is almost instantaneous. The rate of rise and fall of the LED current is thus determined solely by the rise and fall times of the inductor current.

To disable PWM dimming and enable the HV9910B permanently, connect the PWMD pin to VDD.

8-Lead SOIC (Narrow Body) Package Outline (LG)

4.9x3.9mm body, 1.75mm height (max), 1.27mm pitch



Note 1:

This chamfer feature is optional. If it is not present, then a Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier may be either a mold, or an embedded metal or marked feature.


Symbol		A	A1	A2	b	D	E	E1	e	h	L	L1	L2	θ	θ1
Dimension (mm)	MIN	1.35	0.10	1.25	0.31	4.80	5.80	3.80	1.27 BSC	0.25	0.40	1.04 REF	0.25 BSC	0°	5°
	NOM	-	-	-	-	4.90	6.00	3.90		-	-			-	-
	MAX	1.75	0.25	1.50	0.51	5.00	6.20	4.00		0.50	1.27			8°	15°

JEDEC Registration MS-012, Variation AA, Issue E, Sept. 2005.

Drawings not to scale.

16-Lead SOIC (Narrow Body) Package Outline (NG)

9.90x3.90mm body, 1.75mm height (max), 1.27mm pitch



Note 1:
 This chamfer feature is optional. If it is not present, then a Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier may be either a mold, or an embedded metal or marked feature.

Symbol		A	A1	A2	b	D	E	E1	e	h	L	L1	L2	θ	θ1
Dimension (mm)	MIN	1.35	0.10	1.25	0.31	9.80	5.80	3.80	1.27 BSC	0.25	0.40	1.04 REF	0.25 BSC	0°	5°
	NOM	-	-	-	-	9.90	6.00	3.90		-	-			-	-
	MAX	1.75	0.25	1.65	0.51	10.00	6.20	4.00		0.50	1.27			8°	15°

JEDEC Registration MS-012, Variation AC, Issue E, Sept. 2005.
 Drawings not to scale.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <http://www.supertex.com/packaging.html>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: <http://www.supertex.com>.